


The groups working on the EUDET Electromagnetic Calorimeter



This project is partially funded by the European Union in the 6th Framework Program "Structuring the European Research Area"

Physics Prototype


Validating concept of highly granular calorimeters (Testbeams 2005 – 2009)



- 3 structures : $24 X_0$ ($10 \times 1,4 \text{ mm} + 10 \times 2,8 \text{ mm} + 10 \times 4,2 \text{ mm}$)
- Sizes : **380 380 x 200 mm³**
- Thickness of slabs : **8.3 mm (W=1,4mm)**
- VFE outside detector
- Number of channels : **9720 (10x10 mm²)**
- Weight : **~ 200 Kg**

Technological Prototype


Addressing engineering Challenges Confirming results of Physics Prototype (Testbeams 2011 – 2014)



- 1 structure : $\sim 23 X_0$ ($20 \times 2,1 \text{ mm} + 9 \times 4,2 \text{ mm}$)
- Sizes : **1560 545 x 186 mm³**
- Thickness of slabs : **6 mm (W=2,1mm)**
- VFE inside detector
- Number of channels : **45360 (5x5 mm²)**
- Weight : **~ 700 Kg**

ILC Detector

Combining Physics and Technological Prototype





- Electromagnetic Calorimeter :
- Cells : **110 10⁶**
- Total Weight : **~130 t**

Design Guidelines:

As compact as possible

- Calorimeters to be placed inside magnetic coil
- "4 π " Hermetic
- Precision Physics at ILC requires full acceptance




Silicon Kalorimeter Integrated Read Out Chip : SKIROC

SKIROC has 64 independent channels

- With auto-trigger feature
- Analogue shaping
- Digitization : 12 bits
- Storage
- No external components

Excellent S/N ratio Targeting 10 Obtained 9 with cosmics And 7 on beam


15 bits resolution with 2 gains DC coupled




Serial read-out and slow control Daisy chain of chips Bypass capability for reliability

Test Bench results July 2009

A generic DAQ System



Thin PCB




PCB to be glued onto Si Wafer Epotek E-4110

Typical Values:
Dot Thickness: 66 μm
Dot Diameter: 3 mm
R_{Dot} < 0.005 Ω

ECAL Detector Slab

Chips bonded on ASU (Active Sensor Units)


Unity of Chips, PCB and Si Wafers



First ASU Prototype - July 2009

Signal Integrity & Power Supplies

Power pulsing with 3 kW/100 million channels Scaled to EUDET : 700 W ! For the whole module



10 mF as local battery For power storage Support 1% duty cycle Minimizing voltage drop

PIN Diodes Silicon Sensors

Design


Designed for ILC: Low cost, 3000 m² Minimized number of manufacturing steps Target is 2 EUR/cm² Now : 15 EUR/cm² Use of floating guard-rings

I(V) and C(V) characterization

Breakdown voltage >500V Current leakage <4 nA/pixel (chip is DC coupled) Full depletion at 150 V Null C(V) slope to avoid dC/dV noise

Integration


Glued on a PCB Glue compatibility is studied Automated procedure for glue deposition: 256 glue dots, 75 μm thick, 3 mm diameter



Prototype from Hamamatsu


Known issues

Dead space optimization Guard-rings do not collect charges Dead space to be reduced




Crosstalk due to floating guard-rings

Due to capacitive couplings From metal layers at the surface



Demonstrator to validate mechanical concept

Alveolar Structure



Thermal tests to control power consumption

